MAX1126
Quad, 12-Bit, 40Msps, 1.8V ADC with
Serial LVDS Outputs
16 ______________________________________________________________________________________
LVDS Test Pattern Enable Input. Drive LVDSTEST high to enable the output test pattern
(000010111101 MSB→LSB). As with the analog conversion results, the test pattern data is output LSB
first. Drive LVDSTEST low for normal operation.
66 REFIO
Reference Input/Output. For internal reference operation (INTREF = GND), the reference output
voltage is 1.24V. For external reference operation (INTREF = AV
DD
), apply a stable reference voltage
at REFIO. Bypass to GND with a 0.1µF capacitor.
67 INTREF
Internal/External Reference Mode Select Input. For internal reference mode, connect INTREF directly
to GND. For external reference mode, connect INTREF directly to AV
DD
.
—EP
Exposed Paddle. EP is internally connected to GND. Externally connect EP to GND to achieve
specified performance.
Komentarze do niniejszej Instrukcji