Rainbow-electronics MAX5104 Instrukcja Użytkownika Strona 3

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 12
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 2
MAX5104
Low-Power, Dual, Voltage-Output, 12-Bit DAC
with Serial Interface
_______________________________________________________________________________________ 3
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= +5V ±10%, V
REFA
= V
REFB
= +2.048V, R
L
= 10k, C
L
= 100pF, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values
are at T
A
= +25°C (OS_ connected to AGND for a gain of +2V/V).)
Note 1: Accuracy is specified from code 6 to code 4095.
Note 2: Accuracy is better than 1LSB for V
OUT_
greater than 6mV and less than V
DD
- 50mV. Guaranteed by PSRR test at the
end points.
Note 3: Digital inputs are set to either V
DD
or DGND, code = 0000 hex, R
L
= .
Note 4: SCLK minimum clock period includes the rise and fall times.
CS = V
DD
, SCLK = 100kHz, V
SCLK
= 5Vp-p
I
SOURCE
= 2mA
(Note 4)
(Note 3)
(Note 3)
ns
Rail-to-rail (Note 2)
To 1/2LSB of full-scale, V
STEP
= 4V
40
I
SINK
= 2mA
t
CL
SCLK Pulse Width Low
CONDITIONS
ns40t
CH
SCLK Pulse Width High
nVs5Digital Crosstalk
nVs5Digital Feedthrough
µs25Time Required to Exit Shutdown
k24 34R
OS_
OSA or OSB Input Resistance
ns100t
CP
SCLK Clock Period
µA1Reference Current in Shutdown
µA210I
DD(SHDN)
Power-Supply Current
in Shutdown
mA0.5 0.65I
DD
Power-Supply Current
V4.5 5.5V
DD
Positive Supply Voltage
ns40t
DS
SDI Setup Time
ns
VV
DD
- 0.5V
OH
Output High Voltage
0t
CSH
SCLK Rise to CS Rise
Hold Time
ns40t
CSS
CS Fall to SCLK Rise
Setup Time
C
LOAD
= 200pF
V0 to V
DD
Output Voltage Swing
µs15Output Settling Time
C
LOAD
= 200pF
ns80
V0.13 0.40V
OL
Output Low Voltage
V/µs0.75SRVoltage Output Slew Rate
UNITSMIN TYP MAXSYMBOLPARAMETER
t
DO2
SCLK Fall to DOUT
Valid Propagation Delay
ns80t
DO1
SCLK Rise to DOUT
Valid Propagation Delay
ns0t
DH
SDI Hold Time
ns100t
CSW
CS Pulse Width High
ns40t
CS1
CS Rise to SCLK Rise Hold
ns10t
CS0
SCLK Rise to CS Fall Delay
DIGITAL OUTPUTS (DOUT, UPO)
DYNAMIC PERFORMANCE
POWER SUPPLIES
TIMING CHARACTERISTICS
Przeglądanie stron 2
1 2 3 4 5 6 7 8 ... 11 12

Komentarze do niniejszej Instrukcji

Brak uwag