Rainbow-electronics ATF22V10CQ Instrukcja Użytkownika Strona 6

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 18
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 5
6
ATF22V10C(Q)
0735PPLD01/02
Power-up Reset The registers in the ATF22V10Cs are designed to reset during power-up. At a point
delayed slightly from V
CC
crossing V
RST
, all registers will be reset to the low state. The
output state will depend on the polarity of the output buffer.
This feature is critical for state machine initialization. However, due to the asynchronous
nature of reset and the uncertainty of how V
CC
actually rises in the system, the following
conditions are required:
1. The V
CC
rise must be monotonic, and starts below 0.7V,
2. After reset occurs, all input and feedback setup times must be met before driving
the clock pin high, and
3. The clock must remain stable during t
PR
.
Preload of Registered
Outputs
The ATF22V10Cs registers are provided with circuitry to allow loading of each register
with either a high or a low. This feature will simplify testing since any state can be forced
into the registers to control test sequencing. A JEDEC file with preload is generated
when a source file with vectors is compiled. Once downloaded, the JEDEC file preload
sequence will be done automatically by most of the approved programmers after the
programming.
Electronic Signature
Word
There are 64 bits of programmable memory that are always available to the user, even if
the device is secured. These bits can be used for user-specific data.
Security Fuse Usage A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse pat-
terns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit
User Signature remains accessible.
The security fuse should be programmed last, as its effect is immediate.
Programming/
Erasing
Programming/erasing is performed using standard PLD programmers. See CMOS PLD
Programming Hardware & Software Supportfor information on software/programming.
C
LOCK
V
R
ST
POWER
REGISTERED
OUTPUTS
t
S
t
PR
t
W
Parameter Description Typ Max Units
t
PR
Power-up Reset Time 600 1,000 ns
V
RST
Power-up Reset Voltage 3.8 4.5 V
Przeglądanie stron 5
1 2 3 4 5 6 7 8 9 10 11 ... 17 18

Komentarze do niniejszej Instrukcji

Brak uwag