Rainbow-electronics AT89C5132 Instrukcja Użytkownika Strona 78

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 162
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 77
78
AT8xC5132
4173A805108/02
Table 79. UEPRST Register
UEPRST (S:D5h) USB Endpoint FIFO Reset Register
Reset Value = 0000 0000b
Table 80. UEPINT Register
UEPINT (S:F8h Read-only) USB Endpoint Interrupt Register
Reset Value = 0000 0000b
76543210
----EP3RSTEP2RSTEP1RSTEP0RST
Bit
Number
Bit
Mnemonic Description
7 - 4 -
Reserved
The values read from these Bits are always 0. Do not set these Bits.
3 EP3RST
Endpoint 3 FIFO Reset
Set and clear to reset the endpoint 3 FIFO prior to any other operation, upon
hardware reset or when an USB bus reset has been received.
2 EP2RST
Endpoint 2 FIFO Reset
Set and clear to reset the endpoint 2 FIFO prior to any other operation, upon
hardware reset or when an USB bus reset has been received.
1 EP1RST
Endpoint 1 FIFO Reset
Set and clear to reset the endpoint 1 FIFO prior to any other operation, upon
hardware reset or when an USB bus reset has been received.
0 EP0RST
Endpoint 0 FIFO Reset
Set and clear to reset the endpoint 0 FIFO prior to any other operation, upon
hardware reset or when an USB bus reset has been received.
76543210
----EP3INTEP2INTEP1INTEP0INT
Bit
Number
Bit
Mnemonic Description
7 - 4 -
Reserved
The values read from these Bits are always 0. Do not set these Bits.
3EP3INT
Endpoint 3 Interrupt Flag
Set by hardware when an interrupt is triggered in UEPSTAX and the endpoint 3
interrupt is enabled in UEPIEN.
Must be cleared by software.
2EP2INT
Endpoint 2 Interrupt Flag
Set by hardware when an interrupt is triggered in UEPSTAX and the endpoint 2
interrupt is enabled in UEPIEN.
Must be cleared by software.
1EP1INT
Endpoint 1 Interrupt Flag
Set by hardware when an interrupt is triggered in UEPSTAX and the endpoint 1
interrupt is enabled in UEPIEN.
Must be cleared by software.
0EP0INT
Endpoint 0 Interrupt Flag
Set by hardware when an interrupt is triggered in UEPSTAX and the endpoint 0
interrupt is enabled in UEPIEN.
Must be cleared by software.
Przeglądanie stron 77
1 2 ... 73 74 75 76 77 78 79 80 81 82 83 ... 161 162

Komentarze do niniejszej Instrukcji

Brak uwag