Rainbow-electronics ATmega128RFA1 Instrukcja Użytkownika Strona 303

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 524
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 302
303
8266A-MCU Wireless-12/09
ATmega128RFA1
Bit 5 – ICF5 - Timer/Counter5 Input Capture Flag
The Timer/Counter5 has only limited functionality. It does not have an Input Capture
pin. Therefore this bit has no useful meaning.
Bit 4 – Res - Reserved Bit
This bit is reserved for future use. A read access always will return zero. A write access
does not modify the content.
Bit 3 – OCF5C - Timer/Counter5 Output Compare C Match Flag
This flag is set in the timer clock cycle after the counter (TCNT5) value matches the
Output Compare Register C (OCR5C). Note that a Forced Output Compare (FOC5C)
strobe will not set the OCF5C Flag. OCF5C is automatically cleared when the Output
Compare Match C Interrupt Vector is executed. Alternatively, OCF5C can be cleared by
writing a logic one to its bit location.
Bit 2 – OCF5B - Timer/Counter5 Output Compare B Match Flag
This flag is set in the timer clock cycle after the counter (TCNT5) value matches the
Output Compare Register B (OCR5B). Note that a Forced Output Compare (FOC5B)
strobe will not set the OCF5B Flag. OCF5B is automatically cleared when the Output
Compare Match B Interrupt Vector is executed. Alternatively, OCF5B can be cleared by
writing a logic one to its bit location.
Bit 1 – OCF5A - Timer/Counter5 Output Compare A Match Flag
This flag is set in the timer clock cycle after the counter (TCNT5) value matches the
Output Compare Register A (OCR5A). Note that a Forced Output Compare (FOC5A)
strobe will not set the OCF5A Flag. OCF5A is automatically cleared when the Output
Compare Match A Interrupt Vector is executed. Alternatively, OCF5A can be cleared by
writing a logic one to its bit location.
Bit 0 – TOV5 - Timer/Counter5 Overflow Flag
The setting of this flag is dependent of the WGM53:0 bits setting of the Timer/Counter5
Control Register. In Normal and CTC modes, the TOV5 Flag is set when the timer
overflows. TOV5 is automatically cleared when the Timer/Counter5 Overflow Interrupt
Vector is executed. Alternatively, TOV5 can be cleared by writing a logic one to its bit
location.
Przeglądanie stron 302
1 2 ... 298 299 300 301 302 303 304 305 306 307 308 ... 523 524

Komentarze do niniejszej Instrukcji

Brak uwag